Delay Time for General Distributed Networks with Application to Timing Analysis of Digital Mos Integrated Circuits
نویسندگان
چکیده
In this work we consider a general network with distributed parameter elements resistively coupled and additionally containing nonlinear capacitors. This network is a better model for the timing analysis of MOS integrated circuits than those previously considered. We define a global parameter "A-delay time" which expresses the speed of signal propagation in this circuit. A computationally simple formula for an upper bound of this parameter is derived and compared with the bound obtained by numerical calculus.
منابع مشابه
Synchronization analysis of complex dynamical networks with hybrid coupling with application to Chua’s circuit
Complex dynamic networks have been considered by researchers for their applications in modeling and analyzing many engineering issues. These networks are composed of interconnected nodes and exhibit complex behaviors that are resulted from interactions between these nodes. Synchronization, which is the concept of coordinated behavior between nodes, is the most interested behavior in these netwo...
متن کاملAsymptotic waveform evaluation for timing analysis
For digital system designs the propagation delays due to the physical interconnect can have a significant, even dominant, impact on performance. Timing analyzers attempt to capture the effect of the interconnect on the delay with a simplified model, typically an RC tree. For mid-frequency MOS integrated circuits the RC tree methods can predict the delay to within 10 percent of a SPICE simulatio...
متن کاملPower Supply Network Aware Timing Analysis Using S-parameter In Nanometer Digital Circuits
This paper describes a novel technique to analyze the effects of supply voltage noise on circuit delay for nanometer VLSI circuits. Scattering parameters are used to analyze the power supply noise and to reduce runtime and memory usage. The interconnections of the power grid are modeled by RLC passive elements, constant voltage and time-varying current sources. A fast and accurate MOS modeling ...
متن کاملCritical Paths Selection for Delay Faults
Extended Abstract Right timing of complex digital circuits and systems in nanotechnology need careful design steps and testing. Incorrect timing can be caused during design or manufacturing processes. Incorrect timing is manifested as delay faults. The delay faults in digital circuit testing are more and more important due to huge number of gates and lines integrated on a chip specifically in n...
متن کاملMixed Algebraic and Boolean Symbolic Analysis of Switched Linear Networks: Theory and Applications to Coupled Gate and Interconnect Delay Modeling
Abstraction of digital MOS circuits as switch-level networks has proven very useful for VLSI automation. Symbolic analysis of switch-level networks by representing the signal at the gate of a MOS transistor as a Boolean variable has been shown to be efficient for verification in terms of functionality and timing. For this work, in addition to expressing the signal at the gate of MOS transistors...
متن کامل